library ieee;
use ieee.std_logic_1164.all;

entity notDataFlow is
	port (
		a : in bit;
		z : out bit
	);
end entity notDataFlow;

architecture DATAFLOW of notDataFlow is
	
begin

	z <= NOT a;

end architecture DATAFLOW;
